Write buffer probably filled up on the Ultra II. The Ultra IIs have a DRAM cache - when this gets filled, it will be bottlenecked by the TLC flash speed.
That’s my guess.
Write buffer probably filled up on the Ultra II. The Ultra IIs have a DRAM cache - when this gets filled, it will be bottlenecked by the TLC flash speed.
That’s my guess.